Markov chains [20] [21], fault trees [22] , and Petri nets [23] to Abstract-This paper presents an experimental evaluation of model the real system. Experimental evaluation techniques are the effectiveness of three hardware-based control flow checking usually done using fault injections. 
method.
target system is experimentally implemented and evaluated.
Index Terms
Control Flow Checking, Experimental The higher speed of the fault injection and precious results are Evaluation, FPGA, Fault Injection the main advantage of this evaluation method in comparison to the simulation based injection methods.
In software implemented fault injection techniques N owadays, the widely use of processor based embedded (SWIFI), instead of using hardware fault injector devices, and ubiquitous systems in high critical and real-time injecting faults into the experimental system is up to the applications requires more investigations on reliability and software [19, 21] . In addition to physical fault injection fault-tolerance as essential attributes for these systems. Fault advantages, this technique has usually low costs and simpler detection and coverage is the first step to design a fault-implementations.
tolerant computer system. In this paper, an experimental evaluation of three hardwareTransient faults are the major causes for computer system based CFC mechanisms is presented. The detection failures. It is reported in [1] and [2] , that more than 70% of mechanisms use a reconfigurable hardware to design and transient faults lead to control flow errors (CFE). Furthermore, develop a watchdog processor. In the compile time, the faults in hardware components such as the program counter, detection mechanisms insert some assertions in the main the address circuitry, and the memory elements or the program as the signatures and produce a rather small software bugs such as compiler and operating system bugs synthesizable hardware description code. Then the hardware may result in control flow errors [19] .
description is implemented on a FPGA chip to build the As the coverage of internal error detection techniques in watchdog processor. Being Independent from processor COTS processors is relatively low [3, 4, 5] , the use of architecture and using of the shelf reconfigurable components additional error detection techniques seems to be necessary in are the main advantages of the proposed technique in order to make these systems reliable. To address this issue, comparison to the previous ones. several behavior-based error detection techniques, especially A total of 3000 SWIFI faults were injected to the processor. control flow checking (CFC) mechanisms [6, 7, 10, 11, 12 , The fault injection results are investigated and compared to 13, 14, 15, 16, 17, and 19], have been proposed. determine the efficiency of the used fault detection One important step in the design of fault-tolerant systems is mechanisms. their evaluation. Basically evaluation techniques are divided
The structure of this paper is as follows: Following the in two groups; Analytical methods, and experimental methods. introduction, the error model is presented in Section 2. The Analytical techniques use mathematical models such as proposed control flow checking mechanisms will be presented in details in the third section. The experimental evaluation system is introduced in Section 4. In Section 5 the directed graph, which its vertices represent basic blocks and experimental evaluation result is provided. Finally Section its edges show the relation (iumps) from one BB to another seven concludes the paper and presents future works. BB. (Fig. 1 
